[1]
2002. MODELING OF TRAPPED PLAMA MODE OSCILIATIONS IN AP+ N – N+ SILICON DIODE. Nigerian Journal of Technology. 3, 1 (Mar. 2002), 1–14. DOI:https://doi.org/10.4314/njt.31.335.