(1)
DESIGNING TCP IP CHECKSUM FUNCTION FOR ACCELERATION IN FPGA. NIJOTECH 2009, 29 (3), 31-41. https://doi.org/10.4314/njt.293.1038.