MODELING OF TRAPPED PLAMA MODE OSCILIATIONS IN AP+ N – N+ SILICON DIODE. NIJOTECH. 2002;3(1):1-14. doi:10.4314/njt.31.335