MODELING OF TRAPPED PLAMA MODE OSCILIATIONS IN AP+ N – N+ SILICON DIODE. (2002). Nigerian Journal of Technology, 3(1), 1-14. https://doi.org/10.4314/njt.31.335