“MODELING OF TRAPPED PLAMA MODE OSCILIATIONS IN AP+ N – N+ SILICON DIODE”, NIJOTECH, vol. 3, no. 1, pp. 1–14, Mar. 2002, doi: 10.4314/njt.31.335.