MODELING OF TRAPPED PLAMA MODE OSCILIATIONS IN AP+ N – N+ SILICON DIODE. NIJOTECH [Internet]. 2002 Mar. 1 [cited 2026 Apr. 16];3(1):1-14. Available from: https://nijotech.com/index.php/nijotech/article/view/335